Something else I realized: The upper 16 bits of RISC-V instructions are quite regular (identical for all instructions of a given “type”), so for the 32-bit instructions you could do two jump tables. Jump on low 16 for opcode, jump on high 16 to load regs, return and do operation, next insn.