Here's a Pipeline Credit Gate. It let's handshakes complete only if there are available credits, which are added via external pulses and subtracted by each completed handshake. It can ensure that an operation is only considered complete after N items have been read out.
http://fpgacpu.ca/fpga/Pipeline_Credit_Gate.html