Here is a module which extends the 1-to-N Differential Deserializer by packing two consecutive differential N-bit deserialized words into one differential 2N-bit word and extending the bitslip word-alignment logic to support this double-width word. https://fpgacpu.ca/fpga/Deserializer_Differential_N_to_2N.html
Comments